CS 423
Operating System Design: Virtual Memory Management

Tianyin Xu (MIC)

* Thanks for Prof. Adam Bates for the slides.
History: Summary

Overlay
- No multi-programming support

Fixed Partitions
- Supports multi-programming
- Internal fragmentation

Relocation
- No internal fragmentation
- Introduces external fragmentation
Provide user with virtual memory that is as big as user needs

Store virtual memory on disk

Cache parts of virtual memory being used in real memory

Load and store cached virtual memory without user program intervention
Paging

Virtual Memory Stored on Disk

<table>
<thead>
<tr>
<th>Memory</th>
<th>Page Table</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 2 3 4</td>
<td>1 2 3 4</td>
</tr>
</tbody>
</table>

VM Frame
Paging

Request Page 3…

Memory

1 2 3 4

Virtual Memory Stored on Disk

Page Table
VM Frame

1 2 3 4

3 1
Paging

Request Page 1…

Virtual Memory Stored on Disk

Memory

Page Table

VM

Frame

1

2

3

4

Request Page 1…

Virtual Memory Stored on Disk

Page Table

VM

Frame

3

1

1

2

3

4

Memory

1

2

3

4
Paging

Request Page 6…

Memory

Virtual Memory Stored on Disk

Page Table
VM Frame

1 2 3 4

3 1
1 2
6 3
4
Request Page 2…
Paging

Request Page 8. Swap Page 1 to Disk First…

Virtual Memory Stored on Disk

Memory

1 2 3 4

Page Table
VM Frame

3 1
2 2
6 3
2 4
Request Page 8. ... now load Page 8 into Memory.
Page Mapping Hardware

Virtual Address (P,D)

Page Table

<table>
<thead>
<tr>
<th>P</th>
<th>D</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>P→F</td>
</tr>
<tr>
<td>1</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

Physical Address (F,D)

Virtual Memory

Contents (P,D)

Physical Memory

Contents (F,D)
Page Mapping Hardware

Virtual Address (004006)

Page Table

0
1
0
1
1
0
1

Virtual Memory

Physical Memory

Page size 1000
Number of Possible Virtual Pages 1000
Number of Page Frames 8
Page Faults

- Access a virtual page that is not mapped into any physical page
  - A fault is triggered by hardware
- Page fault handler (in OS’s VM subsystem)
  - Find if there is any free physical page available
    - If no, evict some resident page to disk (swapping space)
  - Allocate a free physical page
  - Load the faulted virtual page to the prepared physical page
  - Modify the page table
On a 32 bit system we have $2^{32}$ B virtual address space
   i.e., a 32 bit register can store $2^{32}$ values
# of pages are $2^n$ (e.g., 512 B, 1 KB, 2 KB, 4 KB...)
Given a page size, how many pages are needed?
   e.g., If 4 KB pages ($2^{12}$ B), then $2^{32}/2^{12}=...$
      $2^{20}$ pages required to represent the address space
But! each page entry takes more than 1 Byte of space to represent.
   suppose page table entry is 4 bytes (Why?)
   $(2*2) \times 2^{20} = 4$ MB of space required to represent our page table in physical memory.
Paging Issues

- Page size is $2^n$
  - usually 512 bytes, 1 KB, 2 KB, 4 KB, or 8 KB
  - E.g. 32 bit VM address may have $2^{20}$ (1 MB) pages with 4k ($2^{12}$) bytes per page

- Page table:
  - $2^{20}$ page entries take $2^{22}$ bytes (4 MB)
  - Must map into real memory
  - Page Table base register must be changed for context switch

- No external fragmentation; internal fragmentation on last page only
Translation Lookaside Buffers

Optimization:

Virtual address

VPage # | offset

TLB

Miss

Real page table

Hit

PPage # | offset

Physical address

VPage# | PPage# | ...
VPage# | PPage# | ...
...
- If a virtual address is presented to MMU, the hardware checks TLB by comparing all entries simultaneously (in parallel).
- If match is valid, the page is taken from TLB without going through page table.
- If match is not valid
  - MMU detects miss and does a page table lookup.
  - It then evicts one page out of TLB and replaces it with the new entry, so that next time that page is found in TLB.
Issues:

- What TLB entry to be replaced?
  - Random
  - Least Recently Used (LRU)

- What happens on a context switch?
  - Invalidate the entire TLB contents

- What happens when changing a page table entry?
  - Change the entry in memory
  - Invalidate the TLB entry
Translation Lookaside Buffers

Effective Access Time:

- TLB lookup time = $\sigma$ time unit
- Memory cycle = $m$ $\mu$s
- TLB Hit ratio = $\eta$
- Effective access time
  - Eat = $(m + \sigma) \eta + (2m + \sigma)(1 - \eta)$
  - Eat = $2m + \sigma - m \eta$

Note: Doesn't consider page faults. How would we extend?
Applications might make sparse use of their virtual address space. How can we make our page tables more efficient?
What does this buy us?

Virtual address

<table>
<thead>
<tr>
<th>dir</th>
<th>table</th>
<th>offset</th>
</tr>
</thead>
</table>

Directory

\[ \vdots \]

\[ \vdots \]

pte

\[ \vdots \]
What does this buy us?
Answer: Sparse address spaces, and easier paging
Multi-level Page Tables

Example: Addressing in a Multi-level Page Table system.

- A logical address (on 32-bit x86 with 4k page size) is divided into
  - A page number consisting of 20 bits
  - A page offset consisting of 12 bits

- Divide the page number into
  - A 10-bit page directory
  - A 10-bit page number
Since each level is stored as a separate table in memory, converting a logical address to a physical one with an n-level page table may take n+1 memory accesses. Why?
In 64-bit system, up to $2^{52}$ PT entries. 
$2^{52} \approx 1,000,000,000,000,000,000$
... bro, can I borrow some RAM?
Inverted Page Tables

- Hash the process ID and virtual page number to get an index into the HAT.
- Look up a Physical Frame Number in the HAT.
- Look at the inverted page table entry, to see if it is the right process ID and virtual page number. If it is, you're done.
- If the PID or VPN does not match, follow the pointer to the next link in the hash chain. Again, if you get a match then you're done; if you don't, then you continue. Eventually, you will either get a match or you will find a pointer that is marked invalid. If you get a match, then you've got the translation; if you get the invalid pointer, then you have a miss.
Paging Policies

- **Fetch Strategies**
  - When should a page be brought into primary (main) memory from secondary (disk) storage.

- **Placement Strategies**
  - When a page is brought into primary storage, where is it to be put?

- **Replacement Strategies**
  - Which page in primary storage is to be removed when some other page or segment is to be brought in and there is not enough room.
Algorithm never brings a page into primary memory until its needed.

1. Page fault
2. Check if a valid virtual memory address. Kill job if not.
3. Find a free page frame.
4. Map address into disk block and fetch disk block into page frame. Suspend user process.
5. When disk read finished, add vm mapping for page frame.
6. Restart instruction.
Demand Paging Example

Load M

Page table

Free frame

VM

ref

fault
Page Replacement

1. Find location of page on disk
2. Find a free page frame
   1. If free page frame use it
   2. Otherwise, select a page frame using the page replacement algorithm
   3. Write the selected page to the disk and update any necessary tables
3. Read the requested page from the disk.
4. Restart instruction.
Issue: Eviction

- Hopefully, kick out a less-useful page
  - Dirty pages require writing, clean pages don’t
    - Hardware has a dirty bit for each page frame indicating this page has been updated or not
  - Where do you write? To “swap space” on disk.

- Goal: kick out the page that’s least useful

- Problem: how do you determine utility?
  - Heuristic: temporal locality exists
  - Kick out pages that aren’t likely to be used again
Reference string: the memory reference sequence generated by a program.

Paging – moving pages to (from) disk

Optimal – the best (theoretical) strategy

Eviction – throwing something out

Pollution – bringing in useless pages/lines
Page Replacement Strategies

- **The Principle of Optimality**
  - Replace the page that will not be used the most time in the future.

- **Random page replacement**
  - Choose a page randomly

- **FIFO - First in First Out**
  - Replace the page that has been in primary memory the longest

- **LRU - Least Recently Used**
  - Replace the page that has not been used for the longest time

- **LFU - Least Frequently Used**
  - Replace the page that is used least often

- **Second Chance**
  - An approximation to LRU.
**Description:**
- Assume that each page can be labeled with the number of instructions that will be executed before that page is first referenced, i.e., we would know the future reference string for a program.
- Then the optimal page algorithm would choose the page with the highest label to be removed from the memory.
- Impractical because it needs to know future references.
Optimal Example

<table>
<thead>
<tr>
<th>Page Refs</th>
<th>3 Page Frames Fault?</th>
<th>Page Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>yes</td>
<td>A</td>
</tr>
<tr>
<td>B</td>
<td>yes</td>
<td>B A</td>
</tr>
<tr>
<td>C</td>
<td>yes</td>
<td>C B A</td>
</tr>
<tr>
<td>D</td>
<td>yes</td>
<td>D B A</td>
</tr>
<tr>
<td>A</td>
<td>no</td>
<td>D B A</td>
</tr>
<tr>
<td>B</td>
<td>no</td>
<td>D B A</td>
</tr>
<tr>
<td>E</td>
<td>yes</td>
<td>E B A</td>
</tr>
<tr>
<td>A</td>
<td>no</td>
<td>E B A</td>
</tr>
<tr>
<td>B</td>
<td>no</td>
<td>E B A</td>
</tr>
<tr>
<td>C</td>
<td>yes</td>
<td>C E B</td>
</tr>
<tr>
<td>D</td>
<td>yes</td>
<td>D C E</td>
</tr>
<tr>
<td>E</td>
<td>no</td>
<td>D C E</td>
</tr>
</tbody>
</table>

12 references, 7 faults
12 references, 9 faults

<table>
<thead>
<tr>
<th>Page Refs</th>
<th>3 Page Frames</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>yes A</td>
</tr>
<tr>
<td>B</td>
<td>yes B A</td>
</tr>
<tr>
<td>C</td>
<td>yes C B A</td>
</tr>
<tr>
<td>D</td>
<td>yes D C B</td>
</tr>
<tr>
<td>A</td>
<td>yes A D C</td>
</tr>
<tr>
<td>B</td>
<td>yes B A D</td>
</tr>
<tr>
<td>E</td>
<td>yes E B A</td>
</tr>
<tr>
<td>A</td>
<td>no E B A</td>
</tr>
<tr>
<td>B</td>
<td>no E B A</td>
</tr>
<tr>
<td>C</td>
<td>yes C E B</td>
</tr>
<tr>
<td>D</td>
<td>yes D C E</td>
</tr>
<tr>
<td>E</td>
<td>no D C E</td>
</tr>
</tbody>
</table>
As number of page frames increases, we can expect the number of page faults to decrease.
FIFO with 4 physical pages

12 references, 10 faults

As the number of page frames increase, so does the fault rate.
LRU

12 references, 10 faults

<table>
<thead>
<tr>
<th>Page Refs</th>
<th>3 Page Frames</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Fault?</td>
</tr>
<tr>
<td>A</td>
<td>yes</td>
</tr>
<tr>
<td>B</td>
<td>yes</td>
</tr>
<tr>
<td>C</td>
<td>yes</td>
</tr>
<tr>
<td>D</td>
<td>yes</td>
</tr>
<tr>
<td>A</td>
<td>yes</td>
</tr>
<tr>
<td>B</td>
<td>yes</td>
</tr>
<tr>
<td>E</td>
<td>yes</td>
</tr>
<tr>
<td>A</td>
<td>no</td>
</tr>
<tr>
<td>B</td>
<td>no</td>
</tr>
<tr>
<td>C</td>
<td>yes</td>
</tr>
<tr>
<td>D</td>
<td>yes</td>
</tr>
<tr>
<td>E</td>
<td>yes</td>
</tr>
</tbody>
</table>
How to track “recency”?
- use time
  - record time of reference with page table entry
  - use counter as clock
  - search for smallest time.
- use stack
  - remove reference of page from stack (linked list)
  - push it on top of stack

both approaches require large processing overhead, more space, and hardware support.
Second Chance

- Only one reference bit in the page table entry.
  - 0 initially
  - 1 When a page is referenced
- Pages are kept in FIFO order using a circular list.
- Choose “victim” to evict
  - Select head of FIFO
  - If page has reference bit set, reset bit and select next page in FIFO list.
  - Keep processing until you reach page with zero reference bit and page that one out.
- System V uses a variant of second chance
Second Chance Example

12 references
9 faults

<table>
<thead>
<tr>
<th>Page Refs</th>
<th>Fault?</th>
<th>3 Page Frames</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Page Contents</td>
</tr>
<tr>
<td>A</td>
<td>yes</td>
<td>A*</td>
</tr>
<tr>
<td>B</td>
<td>yes</td>
<td>B* A*</td>
</tr>
<tr>
<td>C</td>
<td>yes</td>
<td>C* B* A*</td>
</tr>
<tr>
<td>D</td>
<td>yes</td>
<td>D* C B</td>
</tr>
<tr>
<td>A</td>
<td>yes</td>
<td>A* D* C</td>
</tr>
<tr>
<td>B</td>
<td>yes</td>
<td>B* A* D*</td>
</tr>
<tr>
<td>E</td>
<td>yes</td>
<td>E* B A</td>
</tr>
<tr>
<td>A</td>
<td>no</td>
<td>E* B A*</td>
</tr>
<tr>
<td>B</td>
<td>no</td>
<td>E* B* A*</td>
</tr>
<tr>
<td>C</td>
<td>yes</td>
<td>C* E B</td>
</tr>
<tr>
<td>D</td>
<td>yes</td>
<td>D* C* E</td>
</tr>
<tr>
<td>E</td>
<td>no</td>
<td>D* C* E*</td>
</tr>
</tbody>
</table>
Thrashing

- Computations have locality.
- As page frames decrease, the page frames available are not large enough to contain the locality of the process.
- The processes start faulting heavily.
- Pages that are read in, are used and immediately paged out.
As the page rate goes up, processes get suspended on page out queues for the disk.

the system may try to optimize performance by starting new jobs.

starting new jobs will reduce the number of page frames available to each process, increasing the page fault requests.

system throughput plunges.
The working set model assumes locality.

The principle of locality states that a program clusters its access to data and text temporally.

As the number of page frames increases above some threshold, the page fault rate will drop dramatically.
Page Size Considerations

- **Small pages**
  - **Reason:**
    - Locality of reference tends to be small (256)
    - Less fragmentation
  - **Problem:** require large page tables

- **Large pages**
  - **Reason**
    - Small page table
    - I/O transfers have high seek time, so better to transfer more data per seek
  - **Problem:** Internal fragmentation, needless caching