

Direct Memory Translation for Virtualized Clouds

Jiyuan Zhang, Weiwei Jia, Siyuan Chai, Peizhe Liu, Jongyul Kim, and Tianyin Xu



🕨 Top Secret 😯

7. Fast Memory Translation

Jiyuan is working on accelerating page walk latency with his 128-bit design. He realizes that sequentially chasing the multi-level radix tree is too expensive. So he remembered the linear page table Tianyin mentioned in the class – "If the page table is a flat array indexed by the virtual page number, then we only need one memory access to fetch the translation in the array." However, as we know, the linear page table is not space efficient.

With the lazy evaluation principle, Jiyuan designs a new on-demand linear page table for only "in-use" virtual address regions. If a virtual address is not used, why bother reserving spaces for PTEs of that address. He took a look at /proc/<pid>/maps, and found that most programs only used a small portion of their address space, and the regions in-use seemed mostly contiguous and are only around one hundred of them.

So, he designed a new architecture that creates a small linear page table for each of those in-use address regions.

Another TA, Siyuan, thinks this idea is over complicated - why bother checking which address region is in use - if we use a hash table to maintain page table entries, we can still have a flat, single access page table.

What are the pros and cons of the on-demand linear page table versus hashed page table? Please provide justifications for your answer by comparing the two designs.





Sequential walk takes time (~20% in upper levels for Redis)



Problem: 4 sequential walk accesses



Problem: 4 sequential walk accesses

Solution: Directly fetching the last-level PTEs

From Conventional Radix Table



Only L₁ Directly Maps 4 KiB Pages



L₄-L₂ are Skippable



Directly Fetching L₁ PTE

- Only L₁ directly maps pages
 - Modern CPU already skips L₄-L₂
 - Directly fetch $L_{\!1}$ to reduce cost



Physically Contiguous L₁ for Direct Indexing

- Only L₁ directly maps pages
 - Modern CPU already skips L₄-L₂
 - Directly fetch $L_{\!1}$ to reduce cost
- Use physically contiguous L₁
 - Can be direct indexed



32 PiB Memory Space Consumption?

• Only L₁ directly maps pages

- Modern CPU already skips L₄-L₂
- Directly fetch L_1 to reduce cost
- Use physically contiguous L₁
 - Can be direct indexed
 - Huge memory consumption



16 EiB ÷ 4 KiB/Page × 8 Bytes/PTE = 32 PiB/Addr. Space

Not All Addresses are Mappable



Not All Addresses are Mappable or Used





18

Cluster For Less Roots

- Only L₁ directly maps pages
 - Modern CPU already skips L₄-L₂
 - Directly fetch L₁ to reduce cost
- Use physically contiguous L₁
 - Can be direct indexed
 - Huge memory consumption
- Do not map memory holes
 - Cluster and split for manageability



L

÷

÷

Kernel 1

Kernel N

Roots-

Code+Heap1&2&3

Page

Split When Low Contiguity



Heaps (0-10 TiB)



20

16 Roots are Enough

- Only L_1 directly maps pages
 - Modern CPU already skips L₄-L₂
 - Directly fetch L₁ to reduce cost
- Use physically contiguous L₁
 - Can be direct indexed
 - Huge memory consumption
- Do not map memory holes
 - Cluster and split for manageability
 - 16 contig. L₁s can map 99% of memory





DMT is Radix Compatible

- Only L₁ directly maps pages
 - Modern CPU already skips L₄-L₂
 - Directly fetch L_1 to reduce cost
- Use physically contiguous L₁
 - Can be direct indexed
 - Huge memory consumption
- Do not map memory holes
 - Only a few VMAs are significant
 - 16 contig. L₁s can map 99% of memory
- Radix-compatibility makes DMT practical
 - Can seamlessly switch between Radix and DMT



DMT Supports Huge Pages

- Only L₁ directly maps pages
 - Modern CPU already skips L₄-L₂
 - Directly fetch L_{1} to reduce cost
- Use physically contiguous L₁
 - Can be direct indexed
 - Huge memory consumption
- Do not map memory holes
 - Only a few VMAs are significant
 - 16 contig. L₁s can map 99% of memory
- Radix-compatibility makes DMT practical
 - Can seamlessly switch between Radix and DMT
 - Supports huge page via parallel walks



DMT requires minimal hardware support



DMT exposes TEA registers in the Instruction Set Architecture (ISA)

DMT requires minimal hardware support



DMT exposes TEA registers in the Instruction Set Architecture (ISA) DMT adds a PTE fetcher side-by-side with the existing one in the Microarchitecture

Summary of Evaluation Results

- DMT speeds up page walk by an average of 1.28x over vanilla x86.
- DMT speeds up application execution by an average of 1.05x.



Conclusion

- DMT is a SW-HW extension that shortcuts page table walks
 - Native: 4 (x86-64) → 1 (DMT)
- DMT directly fetches the last-level page table entries (PTEs)
 - Fully compatible with existing radix page table design (e.g., x86 and ARM)
 - Flexible and scalable for OS and HW implementation
- Artifact available at: <u>https://github.com/xlab-uiuc/dmt</u>